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We propose a non-destructive means of characterizing a semiconductor wafer via measuring parameters of an
induced quantum dot on the material system of interest with a separate probe chip that can also house the
measurement circuitry. We show that a single wire can create the dot, determine if an electron is present,
and be used to measure critical device parameters. Adding more wires enables more complicated (potentially
multi-dot) systems and measurements. As one application for this concept we consider silicon metal-oxide-
semiconductor and silicon/silicon-germanium quantum dot qubits relevant to quantum computing and show
how to measure low-lying excited states (so-called “valley” states). This approach provides an alternative
method for characterization of parameters that are critical for various semiconductor-based quantum dot
devices without fabricating such devices.
Semiconductor heterostructures often serve as the sub-
strate for many solid-state devices. For quantum devices
such as qubits, their quality depends crucially on the
properties of these wafers. Often, these qubit characteri-
zation parameters can only be ascertained by fabricating
the device and measuring it at cryogenic temperatures.
Quantum dots (QDs) in silicon for quantum computing
(QC)1 are a great example. The indirect band-gap of
silicon creates low-lying excited (valley) states in the QD
heterostructure; if the “valley splitting” is too small, ini-
tialization, readout and even gate operation of the qubits
is impeded. Optimizing the valley splitting of silicon QD
qubits—in addition to other important parameters such
as coherence time, charge noise, etc.—is needed for the
eventual construction of quantum computers, and is lim-
ited by the design-fabrication-test cycle time.
We propose a method of characterizing material prop-
erties using a separate probe chip that both creates the
dot(s) and measures them. This concept was inspired
by the ion trap stylus approach2,3 where an ion qubit is
trapped on a stylus-like tip that can be brought close to
a material to characterize its properties, and also by the
scanning nitrogen-vacancy (NV) center tip which can be
used to detect magnetic fields at nanoscale for imaging or
couple to spin qubits4. While these ideas involve putting
a qubit on the scanning tip itself, our scheme uses a sepa-
rate gate chip to induce a qubit in the material structure
under study, then measure those material and qubit pa-
rameters of interest using the circuits on the gate chip.
Indeed, scanning tunneling microscope (STM) tips have
already been used to create effective dots on the sur-
face of InAs5,6 and, more recently, Si7, using tunneling
to do spectroscopy. Nondestructive characterization of
embedded donor atoms in a semiconductor has also been
demonstrated using a scanning tip architecture8,9. Here,
we induce the dot qubit within the material in an en-
vironment realistic to quantum computing and consider
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FIG. 1. Schematic diagram of the device, for MOS (a) and
QW (b) structures. A Si wafer chip with a metallic gate
wire M on it (and other necessary circuitry; L is the induc-
tance and Cp is unavoidable parasitic capacitance) is posi-
tioned above the semiconductor heterostructure to induce a
QD for non-invasive characterization. DC and AC voltages
can be simultaneously applied to the gate wire for inducing
the quantum dot and its characterization. Wire induced QD
confining potential (c) and four lowest orbitals, Re[ψi], in a
MOS device (d) with a DC gate voltage Vg = 0.02 V.
dispersive readout for characterizing material and qubit
properties.
To justify the viability of our approach we consider
specifically silicon metal-oxide-semiconductor (MOS)
type and silicon/silicon-germanium quantum well (QW)
type structures as examples to investigate relevant prop-
erties for silicon-based qubit devices. We describe the
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2general geometry of the heterostructure wafer and the
gate chip and provide electrostatic simulations of the in-
duced QD. Then, we show how to load the QD and de-
tect the electron by dispersive readout using the quantum
capacitance of the induced QD all with the same wire.
Finally, methods for measuring the valley splitting based
on a much stronger quantum capacitance of the qubit
levels at spin-valley anticrossing are discussed using one
or more wires.
Figure 1 shows schematic pictures of a possible setup.
The gate chip containing required trapping and measure-
ment circuitry is placed perpendicular above a semicon-
ductor structure, such as MOS [Fig. 1 (a)] or Si/SiGe
QW structure [Fig. 1 (b)]. Applying positive voltage Vg
to the gate wire induces a confining electrostatic poten-
tial in the 2D quantum well in the structure [Fig. 1 (c)]
and orbital wave functions ψi show typical 2D QD orbital
characters [Fig. 1 (d)]. Electrons can be trapped into the
induced QD as was depicted by red regions in Fig. 1
(a) for MOS and (b) for QW. The energy levels of the
induced QDs have nonzero second derivative w.r.t. the
applied voltage (i.e. a quantum capacitance), allowing
for a dispersive readout by coupling to a detector circuit
which can be integrated in the gate chip10–13.
We performed electrostatic simulation of the device14
using dimensions for MOS and QW devices that are typ-
ically used in experiments. For a MOS structure15–18, a
silicon oxide layer of 10nm overlays the silicon substrate
of >∼ 200 nm. For a QW structure19,20, a strained silicon
quantum well of 10nm is sandwiched between a >∼ 200 nm
SiGe substrate and a 40 nm SiGe spacer which is capped
by 10nm of silicon. We choose a reasonable and man-
ufacturable gate chip design to demonstrate the main
concepts in this work. The gate wire size is chosen to be
10 nm× 10 nm and 1µm long, and 10 nm away from the
top of the heterostructure. We considered different sizes
of gate wafers as well as a bare metallic wire tip with no
gate wafer for the simulations and obtained qualitatively
similar results. To be specific, we present below results
for the gate wire on a silicon wafer of 100 nm depth and
200 nm width.
To conduct measurements of useful device properties,
especially for properties relevant for spin qubits, we need
to populate the induced quantum dot with a controlled
number of electrons. This can be achieved in a number
of different ways: e.g., (i) an electron-hole pair can be
generated near the induced QD by light, and the elec-
tron is trapped to the QD while the hole is pushed away
from the QD by the electrostatic force, or (ii) one can
dope the semiconductor by implanting donors in a spe-
cific region (or use large “electron bath” gate10,12) and
use the dot accumulation wire to load electrons from the
doped region into the QD (one could then possibly move
the electron to another area on the chip as in the STM
induced QD device7). Once isolated, the dot gate voltage
can be tuned to enhance the quantum capacitance while
maintaining single occupation.
We can detect the charge in the QD via dispersive
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FIG. 2. Simulation of the induced QD potential and en-
ergy levels’ quantum capacitance, ∂2Ei/∂V
2
g . (a) QD po-
tential on a MOS device, for various gate voltages Vg =
0.02, 0.2, 0.4, 0.6, 0.8, 1.0 V from top to bottom. (b) QD po-
tential for a Si/SiGe QW device, for the same Vg values. (c)
and (d) are the quantum capacitances of the two lowest en-
ergy levels of the induced QD for MOS and QW structures,
respectively. The solid black (dashed red) curves are for the
ground (first excited) state orbitals. Insets show the energy
splitting between the two lowest orbitals vs applied gate volt-
age Vg. (e) and (f) show the calculated phase shift, ∆φ, of the
reflected signal as a function of the voltage Vg and the quality
factor Q of the resonator circuit for MOS and QW devices,
respectively, assuming the induced dot is singly occupied.
readout10–13 by incorporating a tank-circuit (often su-
perconducting) resonator (typically with frequency ωr of
a few hundred MHz to a few GHz) into the gate wire and
accumulated QD [e.g., Fig. 1(a)], and then sending and
reflecting resonant microwaves to it. There would be no
phase shift of the reflected signal from an empty dot, but
if there is a trapped electron, the reflected signal will be
phase shifted if the quantum capacitance21–27 of the elec-
tron energy level is large enough. We send an rf-signal
(along with the DC voltage Vg): V = Vg+V1 cos(ωrt). In
addition to the conventional capacitance of the gate-to-
heterostructure QD, CMOS, and a distributed parasitic
capacitance Cp of the gate to the ground plane, as was
depicted in Fig.1 (a) and (b), there will be a quantum
capacitance Cq,i = α
2
c
∂2Ei
∂V 2g
of the induced QD, includ-
ing the lever arm αc ≡ CcCc+Cd of the tip-to-dot capac-
itive coupling (here Cc and Cd are the tip-to-dot and
dot-to-ground capacitances, respectively; for further es-
timations we assume αc ∼ 1). The quantum capacitance
arises from the non-linear voltage response of the QD’s
3energy levels27, Ei(Vg) = Ei(V
0
g ) +
∂Ei
∂Vg
δVg +
1
2
∂2Ei
∂V 2g
δV 2g ,
assuming slow in time voltage perturbation δVg. It leads
to a frequency shift of the tank-circuit27, and the cor-
responding phase shift of the reflected signal due to Cq
would be10,11
∆φ ' Q δC
Ctot
≡ Q Cq
Cp + CMOS + Cq
, (1)
where the Q-factor is defined via the tank-circuit relax-
ation κ = ωr/Q. [For a single QD level the non-linear
voltage response arises from the spatial change of the
orbitals, which is often neglected in Hubbard-like Hamil-
tonians. We recently showed the differences between a
Hubbard-like Hamiltonian and the actual induced QD
system and its consequences on QD devices.28] Figure 2
(a) and (b) show the QD confining potentials at various
Vg values for MOS and QW devices, respectively. The
second derivative of the orbital energy levels w.r.t the
applied Vg is shown in Fig. 2 (c) for MOS and (d) for
QW. The absolute value of the quantum capacitance is
larger for smaller gate voltage Vg and can be as large as
<∼ 0.03 aF for MOS and <∼ 0.01 aF for QW at Vg = 0.02 V,
for the geometry studied in this work.
For typical low Q tank-circuits10,12 having Ctot of a
few hundred fF (and a frequency in the few hundred
MHz range) a capacitance change at level of a few aF is
measurable12, leading to a phase shift ∆φ ≈ 10−4−10−5.
Figure 2 (e) and (f) show the calculated phase shift for
Ctot = 1000 fF, vs. Q and Vg from Eq. (1) (assuming
δC
Ctot
 1/Q). The sensitivity to measure a small quan-
tum capacitance will increase for moderately large tank-
circuit Q-factors, (e.g., the recently proposed high-kinetic
inductance nano-wire resonators29 with frequency of a
few GHz and Q ≈ 103 can be used in our proposed verti-
cal gate circuit). As an example, for Cq >∼ 0.01aF as per
the simulation, and a reachable resonator parameters29:
Ctot ≈ 30 fF, Q ≈ 103, one can obtain ∆φ >∼ 3 × 10−4,
which is readily measurable11,12. The lowest detectable
Cq may be limited by unwanted variation in gate-to-QD
capacitance as a function of gate voltage (e.g., due to
interface traps below the QD gate12).
If the device is in a configuration where the induced
QD is close to an electron reservoir or another quantum
dot, then the charge stability diagram can be mapped
out directly using the tunneling capacitance,24 where the
response signal peaks at a charge transition (similar to
Ref. [10]).
As an example of critical material parameters that the
separate gate chip could measure, we now discuss how
to measure the valley splitting in a silicon wafer. We
first examine the case of a single QD with one electron.
Following the ideas of Ref. [15], a relatively small accu-
mulation mode QD as in Ref. [12] can ensure that the
orbital splitting is much larger than the valley splitting,
Eorb  EVS, which allows us to consider only the lowest
orbital states in the following analysis. Experimentally,
EVS = 300−800µeV and Eorb = 2−8 meV in small QDs
in a MOS device15 and also EVS = 80 − 100µeV and
FIG. 3. Schematic QD energy levels for valley-splitting mea-
surement. (a) A QD with a single electron in an external
magnetic field. The spin-valley states have a Zeeman split-
ting EZ, and when it is equal to the valley splitting EVS,
there is an anti-crossing between the second and third levels.
The energy curvature w.r.t. gate voltage Vg is maximal at
the anticrossing [Eq. (2)] since ∂
2Ei
∂V 2g
∝ ∂2Ei
∂B2
for the regime
considered. (b) A QD with two electrons in it has singlet
and triplet states, which anti-cross at EZ = EVS. (c) A DQD
with a single electron has anti-crossings vs dots’ detuning ε,
related to electron tunneling with (without) conservation of
valley index.
Eorb = 0.5 meV in another MOS device
30. For Si/SiGe
quantum dots, EVS could be of the order of 80−100µeV,
or it could be much smaller. In the simulation of induced
dots the above is satisfied as Eorb is of the order of meV
[see insets of Fig. 2 (c) and (d)].
The valley splitting, EVS ∝ aVg, depends linearly on
the applied top gate voltage15. By applying an in-plane
magnetic field, the lowest two valley states are Zeeman
split (with energy splitting EZ) into 4 levels, as is shown
in Fig. 3(a). The levels 2 and 3 (with different valley
content) anti-cross when EZ = EVS, which leads to lev-
els’ energy curvature w.r.t. the gate voltage Vg. Indeed,
the splitting at anti-crossing, ∆a ∝ |rv1,v2|EVS (βD −
αR) can be phenomenologically parameterized with an
(intervalley) dipole matrix element rv1,v2
15,31, imply-
ing a charge re-distribution as a result of interface-
induced intervalley tunneling and spin-orbit couplings32.
We have estimated15 ∆a = 10
−4 − 10−3EVS, using
a Rashba/Dresselhaus spin-orbit interactions, αR, βD,
induced at the heterostructure interface32. The lev-
els 2 and 3 then read: E2,3(Vg) =
1
2 [EVS(Vg) ∓√
(EVS(Vg)− EZ(B))2 + ∆a(Vg)2]. This was used to de-
scribe the relaxation “hot spot” observed in the experi-
ment, which is mainly due to acoustic phonon emission15.
Given this explicit level structure we calculate the cur-
vature of the levels with respect to the gate voltage Vg,
obtaining the levels’ quantum capacitances, Cq,i (this
quantifies the non-linear response of the QD system27).
In the magnetic field at anti-crossing [Fig. 3 (a)], these
quantum capacitances may be strongly enhanced w.r.t.
that of the simple orbitals discussed above. The ground
state has zero curvature (Cq,1=0) from this effect, while
4for levels 2 and 3 one gets Cq,2 = −Cq,3, and
Cq,3 ' a
2
2 ∆a
/
[(
EVS − EZ
∆a
)2
+ 1
]3/2
, (2)
with the capacitances sharply peaked near the anti-
crossing (using a simple model with linear dependence
on Vg for the valley splitting
32). With the exper-
imentally estimated ∆a and valley splitting slope
15
aexp ' 0.64 meV/V, we obtain (for EVS = 100µeV)
|Cq,2,3| ' 0.3 − 3 aF, which should be measurable in
experiments11,12. Another capacitance contribution may
appear due to fast relaxation processes26. While the re-
laxation rate Γrel strongly increases at the spin-valley
anti-crossing for a single electron QD15 (reaching 107 −
108 s−1), it is much slower than the chosen tank-circuit
frequencies, Γrel  ωr, thus suppressing this capacitance
contribution26. A way to enhance |Cq,2,3| is to use the
in-plane magnetic field with an angle such that ∆a be-
comes much smaller32, however making ∆a smaller will
narrow the region where Cq is significantly non-zero.
By scanning (sweeping) the magnetic field we will reg-
ister a sharp peak of phase change of the reflected signal
when the Zeeman splitting is EZ = EVS. For this to
work, we need to populate the excited states by choos-
ing a temperature comparable to the valley splitting,
e.g. for EVS = 100µeV the temperature should be
T ≈ 1 K. Since EV S  ∆a, the populations of the lev-
els 2 and 3 in Fig. 3(a) will be comparable, thus lead-
ing to an effective quantum capacitance suppression by
∆a/kT ∼ ∆a/EVS ∼ 10−3.
A way to mitigate these effects would be to use a sin-
gle QD with two electrons. As shown in Fig. 3(b), the
lowest two levels now anti-cross at EZ = EVS with an
anti-crossing splitting ∆2ea ≈ ∆a (scf. Ref. [15]), and
the quantum capacitance is the same as in the 1-electron
case, while the relaxation is strongly suppressed at anti-
crossing. Also, the suppression effect due to temperature
will not be as strong as in the 1-electron case, since kT ∼
ωr <∼ 1 GHz and so ∆a/kT ∼ ∆a/ωr ∼ 10−1 − 10−2.
Since, however, we are in a regime ωr  ∆a (opposite
to that where a quantum capacitance approximation is
valid) the effective quantum capacitance is suppressed by
a form factor: Cq,eff ' Cq (∆a/ωr)2. E.g., for EVS <∼
100µeV the suppression factor is (∆a/ωr)
2 ≈ 1/402.
Thus, this method would be sufficient to measure not
too small valley splitting.
An alternative method to measure the valley splitting
with a slightly more complicated gate circuit is to in-
duce a double QD using two or three gate wires on the
gate chip. Let us consider a DQD with a single elec-
tron, assuming each QD has the same valley splitting.
The detuning between the QDs can be changed by tun-
ing the voltages on the two QD-defining gates. At zero
detuning (ε = 0), one is at the degeneracy point of
the lower eigenvalley v1-electrons. [v1 is the lower val-
ley and v2 is the upper valley states. See Fig. 3(c)].
The left-right tunneling t between the dots defines the
splitting at anti-crossing, 2t. One then can measure the
change of the reflected signal at the degeneracy point
(where the energy curvature is maximal) using a tank-
circuit frequency ωr  2t. By sweeping the detuning
to ε = EVS the v1-electron from the left can tunnel to
the v2-level from the right. This tunneling possibility
forms another anti-crossing and corresponding splitting
(assume the same 2t). (This kind of tunneling is briefly
discussed in Ref. [30] and then at length in Ref. [33].)
To measure the valley splitting, one starts at ε = 0, and
populates the lowest two levels by temperature. One then
moves (faster than the relaxation time T1) to a detuning
ε = EVS, while sending a microwave with ωr  2t, to en-
counter a sharp change in the reflected phase (provided
that t  EVS). This can be fulfilled for 2t ≈ 2 − 4 GHz
and ωr ≈ 0.5− 1 GHz. Once ε = EVS is reached, the re-
flected signal changes accordingly, due to maximal quan-
tum capacitance Cq = e
2/2t similar to the experiment
of Pettersson et al.24. The quantum capacitance at this
anti-crossing is estimated of the order of 10 fF, which is
several orders of magnitude larger than at the spin-valley
anti-crossing discussed above. In order to be able to dis-
tinguish the anti-crossings at ε = 0 and at ε = EVS, one
needs EVS >∼ 2t which sets the lowest measurable valley
splitting, EVS >∼ 5− 10µeV. The main difference of this
proposal from that of Ref. [33] is that the probing signal
is far off resonance with the level splitting, at a constant
tank-circuit frequency ωr  2t, and the signature of val-
ley splitting is easier to measure. These last two cases -
doubly occupied single QD and a singly occupied DQD -
may be the easiest to experimentally implement as a first
verification of this proposed methodology.
Finally, we note that an additional (tunable) mi-
crowave field can be introduced to the above proposed
experiments to drive transitions between quantum dot
states, which may allow for further or improved charac-
terization (and also introduces another absolute energy
scale to compare to, in addition to the magnetic field).
The proposal presented in this paper requires sensitive
measurement of small (quantum) capacitance changes,
Cq, in sub-aF to aF range. The signal due to Cq may
be obscured, however, in the presence of noise of the
large fluctuating capacitances, CMOS, Cp (see Fig. 1).
For example, fluctuations via the voltage dependence
of CMOS(Vg) are attributed to the charging of interface
traps below the QD gate12; the corresponding noise vari-
ation would be ∆CnoiseMOS = |∂CMOS∂Vg |
√
SV
2tav
where SV is the
voltage spectral density and tav is an averaging time. It
was experimentally shown that below a sample-specific
voltage threshold, Vg < Vth, the capacitance deriva-
tive is small and a capacitance change of ≈ 1.5 aF was
resolved12. Another type of noise may enter through me-
chanical fluctuations of the tip. See e.g. experiments
with Scanning Microwave Microscopy (SMM)9,34. In an
experiment of near-field SMM34 the (slow) resonator fre-
quency fluctuations are tracked and stabilized via a feed-
back loop allowing longer averaging time to reduce the
noise; a sensitivity of (0.06 aF)2/Hz was limited by me-
5chanical noise34. Since in our proposed experiment the
tip is not moving, the mechanical noise may be reduced,
eventually allowing for valley splitting measurement via
a tip-induced QD in the Si heterostructure.
Inducing quantum dots instead of fabricating them of-
fers the potential for non-destructive characterization ei-
ther locally or across a wafer, speeding optimization of
materials and quantum devices such as qubits. Our con-
cept is applicable to other materials and systems as the
inducing and measurement chip can be fabricated on a
substrate different from the materials system under con-
sideration. We show that inducing QDs and measuring
valley splitting in silicon devices is plausible with cur-
rent experimental technology. Induced QD devices and
the actual quantum devices built on the wafer will be
different, but they share many critical aspects of the un-
derlying material. Characterization of the induced QD
devices will provide useful information of the yet-to-be-
built devices. Based on this concept, other materials and
systems (germanium, holes instead of electrons, topologi-
cal systems, etc.) and qubit approaches (encoded qubits,
different readout techniques, even linear arrays of qubits
making small quantum computers) can be explored with-
out actually fabricating the quantum dots themselves.
We thank Bob Butera and Michael Dreyer for help-
ful discussion. H.M.H. acknowledges support from the
NPSC fellowship.
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